



KIBABII UNIVERSITY (KIBU)

UNIVERSITY EXAMINATIONS 2020/2021 ACADEMIC YEAR

SPECIAL/SUPPLEMENTARY EXAMINATIONS YEAR FOUR SEMESTER ONE EXAMINATIONS

FOR THE DEGREE OF BACHELOR OF SCIENCE (COMPUTER SCIENCE)

COURSE CODE

: CSC 450E

COURSE TITLE

: MICROPROCESSOR SYSTEMS DESIGN

DATE: 18/01/2022

TIME: 8.00 AM - 10.00 P.M

INSTRUCTIONS TO CANDIDATES

ANSWER QUESTIONS ONE AND ANY OTHER TWO.

QUESTION ONE (COMPULSORY) [30 MARKS]

(a)	Defin i. ii. iii. iv.	e the following terms applicable in microprocessor systems design? Multi-tasking Context switching Interrupt latency Embedded system	[2 marks [2 marks [2 marks
(b)	2.001.00	ate the purpose of the reference bit in a page table entry ne similar function is performed by what or bits in a cache's tag store entry?	[2 marks
(c)		ning increases processor performance if the pipeline is kept full with useful instructions casons that often prevent the pipeline from staying full with useful instructions	tions. State
(d)	(d) In designing a small, 16KB, 2-way set-associative L1 and a large, 32MB, 32-way set associative cache for the next processor, which one of the following design decisions would you make and why? Justify your choice.		
	(i) (ii)	Access L1 tag store and data store: in parallel or series (select one and explain) Access L3 tag store and data store in parallel or series (select one and explain)	[3 marks [3 marks]
(e)	State 1	two types of hazards that hinder occurrence of ideal pipelining and briefly describe rence	their [4 marks]
(f)		nallenge to connecting a large number of peripheral devices to the host bus arise from the variations. List three device variations and state the solution to this challenge	om various [4 marks
		QUESTION TWO [20 MARKS]	
(a) (i) Stat	e three characteristics of characteristics of CISC processor architecture	[3 marks
	(ii) Lis	st three advantages of RISC processor	[3 marks
(b) I	ist an	y four considerations to be factored during processor selection of an embedded syst	em [4 marks
(c) I	Define	the following terms applicable in computer operating system	[4 marks
	i. ii.	System reset Bus error	

(d) Using simple block diagrams, describe the difference between microprocessors and microcontrollers

[6 marks]

in computer systems

QUESTION THREE [20 MARKS]

(a) (i) State the two components that constitutes the cache [2 marks] (ii) Differentiate between split cache and unified cache [4 marks] (b) A cache has block size equal to the word length. What properties of program behavior, which contributes to higher performance if we use the cache, does not help if we use THIS cache? [3 marks] (c) The performance of real-time systems is determined primarily by the system response time and its data transfer rate. Briefly describe each of the two-performance metrics. [4 marks] The architecture of the input/output device consists of several components. Briefly illustrate the structure and describe the various key components [7 marks] **QUESTION FOUR [20 MARKS]** Explain how the following two design techniques can help in achieving lower power consumption in microprocessor systems. Voltage scaling [2 marks] 重 Frequency scaling [2 marks] List three performance metrics for microprocessor system memory [3 marks] (a) Explain the nature of data that is stored in cached memory in the memory subsystem [2 marks] State the objective of having cached memory in the memory subsystem [2 marks]

- (c) State two types of co-processors and briefly describe the role of each in execution of instructions fetched by the primary processor to reduce the load on the primary processor [5 marks]
- (d) The two performance factors in cached memory are cache hit and cache miss. Briefly explain the meaning and role of each of the factors

 [4 marks]

QUESTION FIVE [20 MARKS]

(a) Distinguish between the following pipelining techniques in processor systems design(e) Scalar pipelining	[2 marks]		
(ii) Vector pipelining	[2 marks]		
(b) Memory interleaving increases memory bandwidth by allowing simultaneous access to more the one chunk of memory. State the limitation of this performance enhancement design concept [2 magnetic content of the cont			
(c) Placement policy is one of the cache management policies where in the cache a block copied in from memory may be placed. Briefly explain how this is implemented in the following three ways;			
i. Direct mappingii. Fully associativeiii. Set associative	[2 mark] [2 mark] [2 mark]		
 (g) Briefly describe the following standard communication interfaces in processor systems i. Ethernet LAN Interface ii. Universal Serial Bus (USB) iii. 802.11 Wireless LAN iv. Infrared interface standard (IrDA) 	[2 mark] [2 mark] [2 mark] [2 mark]		