



(Knowledge for development)

KIBABII UNIVERSITY (KIBU)

UNIVERSITY EXAMINATIONS 2021/2022 ACADEMIC YEAR

END OF SEMESTER EXAMINATIONS YEAR FOUR SEMESTER ONE EXAMINATIONS

FOR THE DEGREE OF (COMPUTER SCIENCE)

COURSE CODE

: CSC 450E

COURSE TITLE

: MICROPROCESSOR SYSTEMS DESIGN

DATE: 19/05/2022

TIME: 02.00 P.M - 04.00 P.M

INSTRUCTIONS TO CANDIDATES

ANSWER QUESTIONS ONE AND ANY OTHER TWO.

QUESTION ONE (COMPULSORY) [30 MARKS]

(a)	Define the following terms applicable in microprocessor systems design?			
	i. Multi-tasking	[2 marks]		
	ii. Context switching	[2 marks]		
	iii. Interrupt latency	[2 marks]		
	iv. Embedded system	[2 marks]		
(b)	(i) State the purpose of the reference bit in a page table entry(ii) The similar function is performed by which bits in a cache's tag store entry?	[2 marks]		
(c)	Pipelining increases processor performance if the pipeline is kept full with useful instructions two reasons that often prevent the pipeline from staying full with useful instructions	ctions. State [4 marks]		
(d)	In designing a small, 16KB, 2-way set-associative L1 and a large, 32MB, 32-way set as cache for the next processor, which one of the following design decisions would you may why? Justify your choice.			
	 (i) Access L1 tag store and data store: in parallel or series (select one and explain) (ii) Access L3 tag store and data store in parallel or series (select one and explain) 			
(e)	State two types of hazards that hinder occurrence of ideal pipelining and briefly describe occurrence	e their [4 marks]		
(f)	The challenge to connecting a large number of peripheral devices to the host bus arise find devices variations. List three device variations and state the solution to this challenge	om various [4 marks]		
	QUESTION TWO [20 MARKS]			
(a) Explain how the following techniques are used in improving execution rate of instructions in				
1	microprocessor systems			
	(i) Branch prediction	[2 marks]		
	(ii) Speculative execution	[2 marks]		
(b)S	State five differences between RISC and CISC architecture in microprocessor system desi	gn [5 marks]		
(c) Real-time system performance is determined primarily by the system response time and its data				
t	transfer rate. State the meaning of each of the two-performance metrics in microprocessor system			
d	lesign.	[4 marks]		

(d) Explain the roles of the following two essential units in computer processors			
marks]			
marks]			
marks]			
marks]			
marks]			
(b) A cache has block size equal to the word length. What properties of program behavior, which contributes to higher performance if we use the cache, does not help if we use THIS cache? [3 marks]			
and its marks]			
marks]			
QUESTION FOUR [20 MARKS]			
nption			
marks]			
tions marks]			
in the marks]			
a a t			

QUESTION FIVE [20 MARKS]

[2 marks]

(a) Distinguish between the following pipelining techniques in processor systems design

(i) Scalar pipelining

(i	ii) Vector pipelining	[2 marks]	
(b) N	Memory interleaving increases memory bandwidth by allowing simultaneous access to me	ore than	
C	one chunk of memory. State the limitation of this performance enhancement design conce	ept [2 marks]	
(c) Pl	lacement policy is one of the cache management policies where in the cache a block copi	ed in from	
memory may be placed. Briefly explain how this is implemented in the following three ways;			
	i. Direct mappingii. Fully associativeiii. Set associative	[2 mark] [2 mark] [2 mark]	
(d)	Briefly describe the following standard communication interfaces in processor systems		
i.	Ethernet LAN Interface	[2 mark]	
ii.	Universal Serial Bus (USB)	[2 mark]	
iii.	802.11 Wireless LAN	[2 mark]	
iv.	Infrared interface standard (IrDA)	[2 mark]	